CircuitBEES

Empowering Electronics Innovation

CircuitBEES - Empowering Electronics Innovation

Signal Integrity: Controlling Impedance on 6-Layer PCB Stackups

CircuitBEES Logo
circuitBEES Team
Engineering & Hardware InsightsSep 10, 20267 min read
High-density 6-layer FR-4 printed circuit board stackup showing controlled impedance microstrip traces and via stitching
Executive Brief

Maintaining strict signal integrity is no longer optional for high-speed digital buses such as DDR4/DDR5, PCIe Gen 3+, and USB 3.2. As signal rise times drop into the sub-nanosecond domain, every trace behaves as a transmission line. This guide outlines the mathematics and stackup geometry required for 50Ω single-ended and 100Ω differential pairs on a standard 1.6mm 6-layer FR-4 PCB.

1. Symmetrical 6-Layer Stackup Architecture

For optimal signal integrity and low EMI, a 6-layer board should utilize two solid ground/power planes providing continuous return current paths directly adjacent to signal layers.

Key Engineering Takeaways

  • Layer 1 (Top Signal / High-Speed RF)
  • Layer 2 (GND Plane 1 - Primary Reference)
  • Layer 3 (Inner Signal / High-Speed Bus)
  • Layer 4 (Power Plane / Inner Routing)
  • Layer 5 (GND Plane 2 - Secondary Reference)
  • Layer 6 (Bottom Signal / General Control)

2. Calculating Controlled Impedance Traces

Using IPC-2141 formulas and field solvers, trace geometry is matched against dielectric constant (Er ≈ 4.2 for FR-4) and dielectric height (H).

Code / Engineering Spec
// KiCad / Polar Field Solver Parameters for 50Ω Microstrip
H (Dielectric Thickness to GND) = 0.100 mm (4 mils)
Er (FR-4 Substrate Dielectric)  = 4.2 @ 1GHz
Trace Width (W)                = 0.178 mm (7 mils)
Trace Thickness (T)            = 0.035 mm (1 oz Cu)

Calculated Zo = 50.2 Ω (± 2.5% tolerance)

3. Eliminating Ground Return Discontinuities

When a high-speed trace transitions between layers through vias, the return current on the reference plane must follow. If transitioning between different reference planes, place stitching vias within 0.5mm of the signal via to prevent loop inductance and radiation.

Summary & Engineering Verdict

Proper stackup symmetry, controlled impedance calculations, and strategic stitching vias guarantee robust signal eye-diagrams and effortless EMC compliance certification.

Was this article helpful for your engineering workflow?

Share this guide with your team

Help other hardware and embedded engineers optimize their designs.